

MC6850 (1.0 MHz) MC68A50 (1.5 MHz) MC68B50

ASYNCHRONOUS COMMUNICATIONS INTERFACE ADAPTER (ACIA)

The MC6850 Asynchronous Communications Interface Adapter provides the data formetting and control to interface serial asynchronous data communications information to bus organized systems such as the MC6800 Microprocessing Unit.


The bus interface of the MC6850 includes select, enable, read/write, interrupt and bus interface logic to allow data transfer over an 8-bit bidirectional data bus. The parallel data of the bus system is serially transmitted end received by the asynchronous data interface, with proper formatting and error checking. The functional configuration of the ACIA is programmed via the data bus during system initialization. A programmable Control Register provides variable word lengths, clock division ratios, transmit control, receive control, and interrupt control. For peripheral or modern operation, three control lines are provided. These lines allow the ACIA to interface directly with the MC6860L 0-600 bps digitel modern.


- B- end 9-Bit Transmission
- Optional Even and Odd Parity
- Parity, Overrun and Framing Error Checking
- Programmable Control Register
- Optional + 1, + 16, and + 64 Clock Modes
- Up to 1.0 Mbps Transmission
- False Start Bit Deletion
- Peripheral/Modem Control Functions
- Double Buffered
- One- or Two-Stop Bit Operation

MOS

(N-CHANNEL, SILICON-GATE)

ASYNCHRONOUS
COMMUNICATIONS INTERFACE
ADAPTER





PIN ASSIGNMENT Vss □ t ● 24 D CTS Rx Data 2 23 1 000 Rx CLK 2 22 00 Tx CLK 21 01 RTS C 5 20 7 02 Tx Date 6 19 03 IRO d 7 18 2 04 csode 17 1 05 CS2 D9 16 106 CS1 0 15 07 AS CU 14 JE VCC 112 13 **]** R/₩

MAXIMUM RATINGS

Charecteristics	Symbol	Value	Unit
Supply Voltage	Vcc	-03 to +70	V
Input Voltage	V _{in}	-03 to +7.0	V
Operating Temperature Range MC6850, MC68A50, MC68B50 MC6850C, MC68A50C, MC68B50C	T _A	T _L to T _H 0 to 70 -40 to +85	°C
Storage Temperature Range	T _{stq}	-55 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field: however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum tated voltages to this high impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level le.g., either VSS or VCC? or V_{CC})

THERMAL CHARACTERISTICS

Charecteristic	Symbol	Value	Unit
Thermal Resistance			+
Plastic		120	-
Celamic	ا ۵را	60	°C/V
Cerdip		65	1

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

 $T_J = T_A + iPD^{\bullet\theta}JA$ Where:

TA = Ambient Temperature, °C

 θ_{JA} = Package Thermal Resistence, Junction-to-Ambient, °C/W

PD=PINT + PPORT

PINT=ICC × VCC, Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

For most applications PPORT

PINT and can be neglected. PPORT may become significant if the device is configured to drive Derlington bases or sink LED loads.

An epproximate relationship between P_D and T_J (if P_{DRT} is neglected) is:

 $P_D = K + (T_J + 273 ^{\circ}C)$

Solving equations 1 and 2 for K gives:

(2)

(1)

K = PD*(TA + 273°C) + #JA*PD2

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known T_A. Using this value of K the values of PD and TJ can be obtained by solving equations (11 and (2) iteratively for any value of TA.

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5 0 Vdc ±5%, V_{SS}=0. T_A=T_L to T_H unless otherwise noted)

Characteristic	Symbol	Min	Тур	Mex	Unit
Input High Voltege	VIH	VSS + 2.0	-	Vcc	v
Input Low Voltage	VIL	VSS-0.3	_	VSS+0.8	Ϊ́ν
Input Leskage Current R/W, CSO, CS1, CS2, Eneble (Vin = 0 to 5.25 V) RS, Rx O, Rx C, CTS, DCD	1 _{in}	-	10	2.5	μА
Three-State (Off State) Input Current (Vin = 0.4 to 2.4 V)	ITSI	-	2.0	10	μA
Output High Voltage D0-07 (I _{Loed} = -205 _M A, Enable Pulse Width < 25 _M s II _{Loed} = -100 _M A, Enable Pulse Width < 25 _M s Tx Oeta, RTS	VOH	VSS+24 VSS+24	-	<u>-</u>	v
Dutput Low Voltage (ILoad = 1.6 mA, Enable Pulse Width < 25 µs)	VOL	-	_	VSS+0.4	V
Output Leakage Current (Off State) (VOH = 2.4 VI IRO	LOH	_	1.0	10	μA
Internal Power Dissipation (Measured at TA=TL)	PINT		300	525	mW
Internal Input Capacitance (V _{in} = 0, T _A = 25°C, f = 1.0 MHz) E, Tx CLK, Rx CLK, R/W, RS, Rx Data, CS0, CS1, CS2, CT5, DCD	C _{in}	-	10	t2.5 7.5	pF
Output Capacitence RTS, Tx Date $(V_{in}$ = 0, TA = 25°C, f = 1.0 MHz) IRQ	Cout	-	_	10 5.0	pF

SERIAL DATA TIMING CHARACTERISTICS

Characteristic	Symbol	MC6950		MC68A50		MC68850		T	
Cherecteristic	Зупион	Min	Max	Min	Mex	Min	Max	Unit	
Data Clock Pulse Width, Low	+ 16, + 64 Modes	PWCL	600	-	450	_	280	-	ns
(See Figure 1)	+ 1 Mode		900	-	650	-	500	-	"
Data Clock Pulse Width, High	+ 16, + 64 Modes	PWCH	600	T -	450	-	280	-	
(See Figure 2)	+ 1 Mode	- WCH	900	-	650	-	500	l –	ns
Data Clock Frequency	+ 16, + 64 Modes	fc	-	0.8	-	1.0	_	1.5	MHz
	+ 1 Mode	٠,٢	<u> </u>	500	l –	750	-	1000	kHz
Data Clock-to-Data Delay for Transmitter (See Figura 3)		1TDD	-	600	-	540	-	460	nş
Receive Data Setup Time (See Figura 4)	+1 Mode	IRDS	250	-	100	-	30		กร
Receive Data Hold Time (See Figura 5)	+ 1 Mode	[†] RDH	250	-	100	-	30	-	ns
Interrupt Request Release Time (See Figure 6)		ЧR	_	1.2	-	0.9	-	0.7	μS
Request-to-Send Delay Time (See Figura 6)		IRTS	-	560	-	480	T -	400	ns
Input Rise and Fall Times for 10% of the pulse width if sm	alleri	tr. tr	_	1.0	-	0.5	-	0.25	#5

FIGURE 1 - CLOCK PULSE WIDTH, LOW-STATE




FIGURE 2 -- CLOCK PULSE WIDTH, HIGH-STATE




FIGURE 3 -- TRANSMIT DATA DUTPUT DELAY




FIGURE 4 - RECEIVE DATA SETUP TIME (+1 Mode)






FIGURE 5 — RECEIVE DATA HOLD TIME (+1 Mods)



 $\begin{array}{lll} \textbf{FIGURE 6} & - & \textbf{REOUEST-TO-SEND DELAY AND} \\ & \textbf{INTERRUPT-REQUEST RELEASE TIMES} \end{array}$




Note. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted


BUS TIMING CHARACTERISTICS (See Notes 1 and 2 and Figure 7)

Ident.	Characteristic	Symbol	MC	MC8850		MC88A50		8850	
Number	Characterieuc	Symbol	Min	Max	Min	Mex	Min	Max	Unit
1	Cycle Time	tcyc	1.0	10	0.67	10	0.5	10	#S
2	Pulsa Width, E Low	PWEL	430	9500	280	9500	210	9500	ns
3	Pulse Width, E High	PWEH	450	9500	280	9500	220	9500	ns
4	Clock Rise and Fall Time	t _r , t _f	-	25	_	25	-	20	ns
9	Address Hold Time	IAH.	10	-	10	-	10	-	ns
13	Address Satup Time Bafora E	IAS	80	_	60	_	40		ns
14	Chip Select Setup Time Before E	tcs	80	_	60	_	40	-	ns
15	Chip Salect Hold Time	¹CH	10	-	10	_	10	_	ns
18	Read Data Hold Time	1DHR	20	100	20	100	20	100	ns
21	Write Data Hold Time	tDHW.	10		10	_	10		ns
30	Output Data Delay Time	[†] DDR	-	290	_	180		150	ns
31	Input Data Setup Time	tosw	185		80	-	60		ns

FIGURE 7 - BUS TIMING CHARACTERISTICS



- 1. Voltage levels shown are V_L \leq 0.4 V, V_H \geq 2.4 V, unless otherwise specified 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.






FIGURE 9 - EXPANDED BLOCK DIAGRAM

DEVICE OPERATION

At the bus interface, the ACIA eppears as two addressable memory locations. Internally, there are four registers: two read-only and two write-only registers. The read-only registers are Stetus end Receive Data; the write-only registers are Control and Trensmit Data. The serial interface consists of serial input and output lines with independent clocks, and three peripheral/modern control lines.

POWER ON/MASTER RESET

The mester reset (CR0, CR1) should be set during system initialization to insure the reset condition and prepare for programming the ACIA functional configuration when the communications chennel is required. During the first master reset, the IRQ end RTS outputs are held at level 1. On all other mester resets, the RTS output can be programmed high or low with the IRQ output held high. Control bits CR5 and CR6 should also be programmed to define the stee of RTS whenever mester reset is utilized. The ACIA elso contains internel power-on reset logic to detect the power line turn-on transition and hold the chip in a reset state to prevent erroneous output trensitions prior to initialization. This circuitry depends on cleen power turn-on transitions. The

power-on reset is released by meens of the bus-programmed master reset which must be applied prior to operating the ACIA. After mester resetting the ACIA, the programmeble Control Register cen be set for a number of options such as veriable clock divider retios, veriable word length, one or two stop bits, perity (even, odd, or none), etc.

TRANSMIT

A typical transmitting sequence consists of reeding the ACIA Status Register either as a result of an interrupt or in the ACIA's turn in e polling sequence. A charecter may be written into the Trensmit Data Register if the stetus read operation has indicated that the Transmit Date Register is empty. This character is trensferred to a Shift Register where it is serialized end transmitted from the Transmit Data output preceded by a start bit and followed by one or two stop bits. Internal parity (odd or even) can be optionally edded to the charecter and will occur between the last dete bit and tha first stop bit. After the first cheracter is written in the Data Register, the Stelus Register can be read egain to check for a Transmit Data Register Empty condition and current peripheral stetus. If the register is empty, enother character can be loaded for transmission even though the first charactar is in the process of being transmitted fbeceuse of

double buffering). The second charecter will be autometically transferred into the Shift Register when the first charecter transmission is completed. This sequence continues until ell the cherecters have been transmitted.

RECEIVE

Date is received from a peripheral by means of the Receive Data input. A divide-by-one clock ratio is provided for en externally synchronized clock (to its data) while the divideby 16 and 64 ratios are provided for internal synchronization Bit synchronization in the divide-by-16 and 64 modes is initiated by the detection of 8 or 32 low samples on the receive line in the divide-by-16 end 64 modes respectively. Felse start bit deletion capability insures that a full half bit of a stert bit has been received before the internal clock is synchronized to the bit time. As a cherecter is being received, parity fodd or even) will be checked and the error indication will be available in the Status Register along with framing error, overrun error, and Receive Data Register full. In a typical receiving sequence, the Stetus Register is read to determine if a character has been received from a peripheral. If the Receiver Data Register is full, the character is placed on the 8-bit ACIA bus when a Read Data command is received from the MPU. When parity has been selected for a 7-bit word f7 bits plus parity), the receiver strips the parity bit fD7=0) so that data alone is transferred to the MPU. This feature reduces MPU progremming. The Stetus Register can continue to be read to determine when enother character is available in the Receive Data Register. The receiver is also double buffered so that a charecter can be read from the date register as another character is being received in the shift register. The above sequence continues until alf characters have been received.

INPUT/OUTPUT FUNCTIONS

ACIA INTERFACE SIGNALS FOR MPU

The ACIA interfaces to the M6800 MPU with an 8-bit bidirectional data bus, three chip select lines, a register select line, an interrupt request line, read/write line, and enable line. These signals permit the MPU to have complete control over the ACIA.

ACIA Bidirectional Data (D0-D7) — The bidirectional data lines (D0-D7) allow for data transfer between the ACIA and the MPU. The data bus output drivers are three-state devices that remein in the high-impedence (off) state axcept when the MPU performs an ACIA read operation.

ACIA Enable (E) — The Enable signal, E, is a high-impedance TTL-compatible input that enables the bus input/output data buffers and clocks date to end from the ACIA. This signal will normally be a derivative of the MC6800 φ2 Clock or MC6809 E clock.

Read/Write (R/\overline{W}) — The Read/Write line is a high-impedance input that is TTL competible and is used to control the direction of data flow through the ACIA's input/output data bus interface. When Read/Write is high (MPU Read cycle), ACIA output drivers ere turned on and e selected register is reed. When it is low, the ACIA output drivers are

turned off and the MPU writes into a selected register. Therefore, the Read/Write signal is used to select read-only or write-only registers within the ACIA.

Chip Select (CS0, CS1, CS2) — These three high-impedance TTL-compatible input lines are used to eddress the ACIA. The ACIA is selected when CS0 and CS1 ere high end CS2 is low. Trensfers of data to and from the ACIA are then performed under the control of the Enable Signal, Reed/Write, end Register Select.

Register Select (RS) — The Register Select line is a highimpedance input that is TTL compatible. A high level is used to select the Transmit/Receive Data Registers and a low level the Control/Stetus Registers. The Read/Write signel line is used in conjunction with Register Select to select the read-only or write-only register in each register pair.

Interrupt Request (\overline{IRQ}) — Interrupt Request is a TTL-compatible, open-drain (no internel pullup), ective low output that is used to interrupt the MPU. The \overline{IRQ} output remains low as long as the cause of the interrupt is present end the appropriete interrupt enable within the ACIA is set. The \overline{IRQ} stetus bit, when high, indicates the \overline{IRQ} output is in the ective state.

Interrupts result from conditions in both the trensmitter and receiver sections of the ACIA. The transmitter section causes an interrupt when the Transmitter Interrupt Enabled condition is selected (CR5•CR6), end the Transmit Data Register Empty (TDRE) status bit is high. The TDRE status bit indicates the current status of the Transmitter Register except when inhibited by Clear-to-Send (CTS) being high or the ACIA being maintained in the Reset condition. The interrupt is cleared by writing data into the Transmit Data Register. The interrupt is masked by disabling the Trensmitter Interrupt via CR5 or CR6 or by the loss of CTS which inhibits the TDRE status bit. The Receiver section causes an interrupt when the Receiver Interrupt Enable is set and the Receive Date Register Full (RDRF) status bit is high, an Overrun has occurred, or Deta Carrier Detect (DCD) has gone high. An interrupt resulting from the RDRF stetus bit can be cleered by reading data or resetting the ACIA. Interrupts caused by Overrun or loss of DCD are cleared by reading the stetus register after the error condition has occurred end then reeding the Receive Deta Register or resetting the ACIA. The receiver interrupt is masked by resetting the Receiver Interrupt Enable.

CLOCK INPUTS

Separate high-impedence TTL-compatible inputs ere provided for clocking of transmitted and received data. Clock frequencies of 1, 16, or 64 times the data rete may be selected.

Transmit Clock (Tx CLK) — The Transmit Clock input is used for the clocking of transmitted data. The transmitter initiates data on the negative transition of the clock.

Receive Clock (Rx CLK) — The Receive Clock input is used for synchronization of received date. (In the +1 mode, the clock and date must be synchronized externally.) The receiver samples the data on the positive transition of the clock.

SERIAL INPUT/OUTPUT LINES

Receive Data (Rx Data) - The Receive Data line is a highimpedence TTL-compatible input through which data is received in a seriel format. Synchronization with a clock for detection of data is accomplished internelly when clock rates of 16 or 64 times tha bit rate are used

Transmit Data (Tx Data) - The Transmit Data output line transfers serial deta to e modem or other peripheral.

PERIPHERAL/MODEM CONTROL

The ACIA includes several functions that permit limited control of a paripharal or modem. The functions included are Clear-to-Send, Request-to-Sand and Data Cerrier Detect.

Clear-to-Send (CTS) - This high-impedence TTLcompetible input provides automatic control of the transmitting and of a communications link via the modern Clear-to-Send active low output by inhibiting the Transmit Deta Register Empty (TDRE) status bit.

Request-to-Send (RTS) - The Request-to-Send output enables the MPU to control a peripheral or modern via the data bus. The RTS output corresponds to the state of the Control Register bits CR5 and CR6. When CR6=0 or both CR5 and CR6=1, the RTS output is low (the active stata). This output can also be used for Data Terminal Ready (DTR).

Data Carrier Detect (DCD) - This high-impedance TTLcompatible input provides autometic control, such as in the receiving end of a communications link by means of a modern Data Carriar Detect output. The DCD input inhibits and initializes the receiver section of the ACIA whan high. A low-to-high transition of the Data Carrier Detect initiates an interrupt to the MPU to indicate the occurrence of a loss of carrier when the Receive Interrupt Enable bit is set. The Rx CLK must be running for proper DCD operation.

ACIA REGISTERS

The expanded block diagram for the ACIA indicates the internal registers on the chip thet ere used for the stetus, control, receiving, end transmitting of dete. The content of each of the registers is summarized in Table 1.

TRANSMIT DATA REGISTER (TDR)

Data is written in the Transmit Data Register during the negative transition of the enebla (E) when the ACIA has been eddressed with RS high and R/W low. Writing date into the register causes tha Trensmit Date Register Empty bit in tha Status Register to go low. Date can then be transmitted. If the transmitter is idling and no charactar is being transmitted, then the transfer will take place within 1-bit time of the trailing edge of the Write command. If a cheractar is being transmitted, the new data character will commence as soon as the previous character is complete. The transfar of deta causes the Transmit Data Register Empty (TDRE) bit to indicata empty.

RECEIVE DATA REGISTER (RDR)

Dete is automatically transferred to the empty Receive Data Register (RDR) from the receiver deserielizer (a shift register) upon receiving e complete character. This event causes the Receive Data Register Full bit (RDRF) in tha status buffer to go high (full). Data may then be raad through the bus by addressing the ACIA and selecting the Receive Data Register with RS and R/W high when the ACIA is enabled. The non-destructive read cycle causes tha RDRF bit to be cleared to empty although the data is retained in the RDR. The status is maintained by RDRF as to whether or not the data is currant. When the Receive Data Register is full, the eutomatic transfer of data from tha Receiver Shift Register to the Data Register is inhibited and the RDR contants remain valid with its current status stored in the Status Register.

			Bufler Address	
Data Bus Line Number	RS & R/W Transmit Data Register	RS • R/W Receive Data Register	RS a R/W Control Register	RS • R/W Status Register
	(Write Only)	(Read Only)	(Write Only)	(Read Only)
0	Data Bit 0'	Data Bit 0	Counter Divide Select 1 (CRO)	Receive Data Register Full (RDRF)
	Data Bit 1	Data Bit 1	Counter Divide Select 2 (CR 1)	Transmit Data Ragister Emitty (TORE)
2	Oata Brt 2	Date Bit 2	Word Select 1 (CR2)	Data Cerrier Detect (OCD)
3	Onta Bit 3	Opta Bit 3	Word Select 2 (CR3)	Clear to Senit (CTS)
4 .	Data Bit 4	Deta Bit 4	Word Select 3 (CR4)	Framing Error (FE)
5	Data Bit 5	Date Bit 5	Transmit Control 1 (CR5)	Receiver Overrun IOVENI
6	Data Bil 6	Data Bil 6	Transmit Control 2 (CRG)	Parity Error (PE1
,	Oeta Bit 7***	Oata Bit 7**	Receive Interrupti Enable (CR7)	(180)

TABLE 1 - DEFINITION OF ACIA REGISTER CONTENTS

^{*}Leading bit LSB Bit 0
*Data bit will be zero in 2 bit plus parity imades
*Data bit is ilon traie" in 7 bit plus parity modes

CONTROL REGISTER

The ACIA Control Register consists of eight bits of writeonly buffer that are selected when RS and R/W are low. This register controls the function of the receiver, transmitter, interrupt enables, end the Request-to-Send peripherel/modem control output

Counter Divide Select Bits (CR0 and CR1) — The Counter Divide Select Bits (CR0 and CR1) determine the divide ratios utilized in both the transmitter and receiver sections of the ACIA. Additionally, these bits are used to provide a master resat for the ACIA which claars the Status Register (except for axternal conditions on CTS and DCD) and initializes both the receiver and transmitter. Master reset does not affect other Control Register bits. Note that efter power-on or a power fail/restart, these bits must be set high to reset the ACIA. After resetting, the clock divide ratio may be selected. These counter select bits provide for the following clock divide ratios:

CR1	CRO	Function
0	0	+ t
0	1	+ 16
1	0	+64
1	1	Mester Reset

Word Select Bits (CR2, CR3, and CR4) — The Word Select bits are used to select word length, perity, and the number of stop bits. The ancoding format is as follows:

CR4	CR3	CR2	Function	
0	٥	0	7 Bits + Even Parity + 2 Stop Bits	
0	0	1	7 Bits + Odd Parity + 2 Stop Bits	
0	t	0	7 Bits + Even Perity + 1 Stop Bit	
0	t	1	7 Bits + Odd Penty + 1 Stop Bit	
1	0	0	8 Bits + 2 Stop Bits	
1	0 1	1	B Bits + t Stop Bit	
1	1	0	B Bits + Even parity + 1 Stop Bit	
1	1	1	8 Bits + Odd Parity + t Stop Bit	

Word length, Parity Salect, and Stop Bit changes are not buffered and therefore become effective immediately.

Transmitter Control Bits (CR5 and CR6) — Two Transmitter Control bits provide for the control of the interrupt from the Trensmit Deta Register Empty condition, the Request-to-Sand (RTS) output, and the transmission of a Break level (spacal. The following ancoding format is used:

CR6	CR5	Function
0	0	RTS = low, Transmitting Interrupt Disabled.
0	1	RTS = low, Trensmitting Interrupt Enabled.
1	0	RTS = high, Trensmitting Interrupt Disabled
t	1]	RTS = low, Trensmits a Breek level on the
1		Trensmit Dela Output, Trensmitting Inter-
	. [rupt Disabled.

Receiva Interrupt Enable Bit (CR7) — The following intarrupts will be enabled by a high level in bit position 7 of the Control Register (CR7): Receiva Dete Register Full, Overrun, or a low-to-high trensition on the Deta Carrier Detect (DCD) since line.

STATUS REGISTER

Information on the status of the ACIA is available to the MPU by reading the ACIA Status Register. This read-only register is selected when RS is low and R/W is high. Information stored in this register indicates the status of the Transmit Deta Register, the Receive Data Register and error logic, and the peripherat/modern status inputs of the ACIA.

Receive Date Register Full (RDRF), Bit 0 — Receive Date Register Full indicates that received date has been transferred to the Receive Date Register. RDRF is cleared after an MPU read of the Receive Date Register or by e master reset. The cleared or empty state indicates that the contents of the Receive Date Register or better Date Carrier Detect being high also causes RDRF to indicate empty.

Transmit Data Register Empty (TDRE), Bit 1 — The Transmit Data Register Empty bit being set high indicates that the Transmit Data Register contents have been transferred and that new data mey be entered. The low state indicates that the register is full and that transmission of a new character has not begun since the lest write data commend.

Data Carrier Detect (DCD), Bit 2 — The Data Cerrier Detect bit will be high when the DCD input from a modern has gone high to indicate that a carrier is not present. This bit going high causes an interrupt Request to be generated when the Receive Interrupt Enable is set. It remeins high after the DCD input is returned low untit cleared by first reading the Status Register and then the Data Register or until a master reset occurs. If the DCD input remains high after read status and read data or mester reset has occurred, the interrupt is cleared, the DCD status bit remains high and will follow tha DCD input.

Clear-to-Send (CTS), Bit 3 — The Clear-to-Send bit indicates the steta of the Clear-to-Send input from a modern. A low CTS indicates that there is a Clear-to-Send from the modern. In the high state, the Transmit Date Register Empty bit is inhibited and the Clear-to-Send stetus bit will be high.

Master reset does not affect the Clear-to-Send stetus bit.

Framing Error (FE), Bit 4 — Framing error indicates that the received charecter is improperly fremed by a start end a stop bit and is datected by the absence of the first stop bit. This error indicates e synchronization arror, faulty transmission, or e break condition. The framing error flag is set or reset during the receive data transfer time. Therefore, this error indicator is present throughout the time that the associated charecter is available.

Receiver Overrun (DVRN), Bit 5 — Dverrun is en error flag that indicates that one or more charecters in the date streem were lost. That is, a charecter or en umber of characters were received but not read from the Receive Deta Register (RDR) prior to subsequent charecters being received. The overrun condition begins et the midpoint of the lest bit of the second character received in succession without e read of the RDR having occurred. The Overrun does not occur in the Status Register until the valid charecter prior to Overrun hes

been raad. The RDRF bit remains set until the Ovarrun is raset. Character synchronization is maintained during the Ovarrun condition. The Ovarrun indication is reset after the reading of date from the Receive Data Register or by a Master Reset.

Parity Error (PE), Bit 6 — The parity arror flag indicates that the number of highs (ones) in the character does not agree with the praselected odd or evan parity. Odd parity is dafined to be when the total number of ones is odd. The parity error indication will be present as long as the data

character is in the RDR. If no parity is selected, then both tha transmittar parity generator output and the receiver partiy check rasults are inhibited.

Interrupt Request (\overline{IRQ}), Bit 7 — The \overline{IRQ} bit indicates the state of the \overline{IRQ} output. Any interrupt condition with its applicable anable will be indicated in this status bit. Anytime the \overline{IRQ} output is low the \overline{IRQ} bit will be high to indicate the interrupt or service request status. \overline{IRQ} is cleared by a read oparation to the Receive Data Register or a write operation to the Transmit Data Register.